A. Wardzińska, W. Bandurski, “Step Response to Sensitivity to RLC Parametres of VLSI Interconnect”, 7th IEEE International Conference on Signals and Electronic Systems, Gliwice, Poland, 7-10 September 2010,